| Latency Tests | |||
|---|---|---|---|
| <<< Previous | Chapter 6. Results | Next >>> | Blog |
Table 6-9. Measurements
| Target | Preemption Setting | Start | Stop | Iterations | Average Latency [us] | Minimum Latency [us] | Maximum Latency [us] | Average loadavg [processes] | Average busyness [CPU%] |
|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 2005-Nov-16 09:53:46.807716 | 2005-Nov-16 10:19:40.341445 | 3000 | 339 | 222 | 977 | 62.8 | .800 |
| LB700 | k2 | 2005-Nov-16 10:32:18.573278 | 2005-Nov-16 10:58:12.173303 | 3000 | 405 | 229 | 1141 | 60.4 | .924 |
| LB700 | k3 | 2005-Nov-16 11:19:40.920597 | 2005-Nov-16 11:45:34.739522 | 3000 | 397 | 231 | 1115 | 61.6 | .375 |
| Herc | k1 | 2005-Nov-16 09:52:57.289667 | 2005-Nov-16 10:18:50.797274 | 3000 | 335 | 267 | 727 | 61.0 | .893 |
| Herc | k2 | 2005-Nov-16 10:32:39.070534 | 2005-Nov-16 10:58:32.555429 | 3000 | 363 | 270 | 1151 | 59.6 | .916 |
| Herc | k3 | 2005-Nov-16 11:20:00.890696 | 2005-Nov-16 11:45:54.533590 | 3000 | 369 | 274 | 718 | 57.2 | .373 |
Table 6-10. Histogram
| Target | Preempt | 0 to 25 [us] | 25 to 50 [us] | 50 to 75 [us] | 75 to 100 [us] | 100 to 125 [us] | 125 to 150 [us] | 150 to 175 [us] | 175 to 200 [us] | 200 to 225 [us] | 225 to 250 [us] | 250 to 275 [us] | 275 to 300 [us] | 300 to 325 [us] | 325 to 350 [us] | 350 to 375 [us] | 375 to 400 [us] | 400 to 425 [us] | 425 to 450 [us] | 450 to 475 [us] | 475 to 500 [us] | 500 to 525 [us] | 525 to 550 [us] | 550 to 575 [us] | 575 to 600 [us] | 600 to 625 [us] | 625 to 650 [us] | 650 to 675 [us] | 675 to 700 [us] | 700 to 725 [us] | 725 to 750 [us] | 750 to 775 [us] | 775 to 800 [us] | 800 to 825 [us] | 825 to 850 [us] | 850 to 875 [us] | 875 to 900 [us] | 900 to 925 [us] | 925 to 950 [us] | 950 to 975 [us] | 975 to 1000 [us] | > 1000 [us] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 3 | 242 | 69 | 58 | 975 | 995 | 355 | 94 | 32 | 19 | 14 | 19 | 20 | 14 | 10 | 8 | 1 | 9 | 7 | 6 | 3 | 3 | 2 | 6 | 11 | 10 | 8 | 4 | 2 | 0 | 0 | 1 | 0 |
| LB700 | k2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 192 | 51 | 32 | 234 | 1422 | 379 | 76 | 22 | 11 | 18 | 23 | 21 | 28 | 31 | 40 | 22 | 23 | 21 | 15 | 23 | 31 | 49 | 80 | 62 | 28 | 12 | 7 | 5 | 8 | 10 | 13 | 11 |
| LB700 | k3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 159 | 117 | 28 | 52 | 1038 | 753 | 215 | 77 | 40 | 36 | 35 | 25 | 34 | 32 | 37 | 37 | 31 | 22 | 33 | 31 | 28 | 27 | 41 | 28 | 19 | 9 | 2 | 4 | 2 | 2 | 3 | 3 |
| Herc | k1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 87 | 208 | 754 | 1498 | 220 | 73 | 45 | 33 | 40 | 8 | 8 | 3 | 5 | 1 | 2 | 1 | 4 | 6 | 3 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 22 | 276 | 94 | 2089 | 150 | 12 | 11 | 6 | 14 | 12 | 20 | 31 | 19 | 25 | 33 | 65 | 69 | 24 | 21 | 4 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 |
| Herc | k3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 243 | 76 | 1886 | 345 | 22 | 13 | 13 | 39 | 31 | 35 | 49 | 27 | 20 | 41 | 89 | 45 | 14 | 10 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
Table 6-11. Measurements
| Target | Preemption Setting | Start | Stop | Iterations | Average Latency [us] | Minimum Latency [us] | Maximum Latency [us] | Average loadavg [processes] | Average busyness [CPU%] |
|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 2005-Nov-16 12:19:07.155658 | 2005-Nov-16 12:45:12.147478 | 3000 | 322 | 230 | 425 | 63.8 | .955 |
| LB700 | k2 | 2005-Nov-16 12:50:44.829994 | 2005-Nov-16 13:16:50.127498 | 3000 | 323 | 232 | 418 | 63.4 | .966 |
| LB700 | k3 | 2005-Nov-16 13:17:37.210161 | 2005-Nov-16 13:43:41.070515 | 3000 | 350 | 239 | 436 | 62.4 | .972 |
| LB700 | k4 | 2005-Nov-16 14:45:18.933577 | 2005-Nov-16 15:11:24.973177 | 3000 | 379 | 258 | 508 | 61.5 | .970 |
| Herc | k1 | 2005-Nov-17 09:32:17.050840 | 2005-Nov-17 09:58:32.654709 | 3000 | 346 | 287 | 404 | 63.6 | .966 |
| Herc | k2 | 2005-Nov-16 17:15:44.529865 | 2005-Nov-16 17:42:00.083784 | 3000 | 348 | 292 | 414 | 63.0 | .961 |
| Herc | k3 | 2005-Nov-16 17:43:12.693951 | 2005-Nov-16 18:09:28.803560 | 3000 | 365 | 296 | 406 | 62.9 | .973 |
| Herc | k4 | 2005-Nov-17 09:02:21.959694 | 2005-Nov-17 09:28:38.046975 | 3000 | 391 | 308 | 448 | 61.9 | .962 |
Table 6-12. Histogram
| Target | Preempt | 0 to 25 [us] | 25 to 50 [us] | 50 to 75 [us] | 75 to 100 [us] | 100 to 125 [us] | 125 to 150 [us] | 150 to 175 [us] | 175 to 200 [us] | 200 to 225 [us] | 225 to 250 [us] | 250 to 275 [us] | 275 to 300 [us] | 300 to 325 [us] | 325 to 350 [us] | 350 to 375 [us] | 375 to 400 [us] | 400 to 425 [us] | 425 to 450 [us] | 450 to 475 [us] | 475 to 500 [us] | 500 to 525 [us] | 525 to 550 [us] | 550 to 575 [us] | 575 to 600 [us] | 600 to 625 [us] | 625 to 650 [us] | 650 to 675 [us] | 675 to 700 [us] | 700 to 725 [us] | 725 to 750 [us] | 750 to 775 [us] | 775 to 800 [us] | 800 to 825 [us] | 825 to 850 [us] | 850 to 875 [us] | 875 to 900 [us] | 900 to 925 [us] | 925 to 950 [us] | 950 to 975 [us] | 975 to 1000 [us] | > 1000 [us] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 245 | 90 | 30 | 1126 | 1102 | 338 | 62 | 6 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 211 | 79 | 33 | 1174 | 1090 | 338 | 67 | 8 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 23 | 272 | 50 | 52 | 619 | 1435 | 461 | 84 | 4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 89 | 242 | 51 | 73 | 556 | 1017 | 692 | 256 | 21 | 2 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 212 | 107 | 1396 | 1130 | 152 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k2 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 160 | 171 | 1133 | 1357 | 176 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2 | 301 | 64 | 1711 | 915 | 7 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 12 | 287 | 121 | 1402 | 1141 | 37 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| <<< Previous | Home | Next >>> |
| Test Scenario 2 (TS2) Results | Up | Appendix |