| Latency Tests | |||
|---|---|---|---|
| <<< Previous | Chapter 6. Results | Next >>> | Blog |
Table 6-5. Measurements
| Target | Preemption Setting | Start | Stop | Iterations | Average Latency [us] | Minimum Latency [us] | Maximum Latency [us] | Average loadavg [processes] | Average busyness [CPU%] |
|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 2005-Nov-15 14:45:25.499068 | 2005-Nov-15 15:11:18.824977 | 3000 | 98 | 83 | 377 | .020 | .013 |
| LB700 | k2 | 2005-Nov-15 15:38:49.400336 | 2005-Nov-15 16:04:42.627258 | 3000 | 94 | 80 | 356 | .026 | .024 |
| LB700 | k3 | 2005-Nov-15 16:05:33.748824 | 2005-Nov-15 16:31:27.062871 | 3000 | 99 | 81 | 367 | .004 | .021 |
| Herc | k1 | 2005-Nov-15 09:53:31.580259 | 2005-Nov-15 10:19:25.142935 | 3000 | 147 | 134 | 372 | .000 | .013 |
| Herc | k2 | 2005-Nov-15 10:47:38.127929 | 2005-Nov-15 11:13:31.512856 | 3000 | 150 | 135 | 358 | .018 | .021 |
| Herc | k3 | 2005-Nov-15 11:18:00.814713 | 2005-Nov-15 11:43:54.040935 | 3000 | 151 | 136 | 387 | .007 | .019 |
Table 6-6. Histogram
| Target | Preempt | 0 to 25 [us] | 25 to 50 [us] | 50 to 75 [us] | 75 to 100 [us] | 100 to 125 [us] | 125 to 150 [us] | 150 to 175 [us] | 175 to 200 [us] | 200 to 225 [us] | 225 to 250 [us] | 250 to 275 [us] | 275 to 300 [us] | 300 to 325 [us] | 325 to 350 [us] | 350 to 375 [us] | 375 to 400 [us] | 400 to 425 [us] | 425 to 450 [us] | 450 to 475 [us] | 475 to 500 [us] | >500 [us] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 0 | 0 | 0 | 2429 | 514 | 1 | 0 | 0 | 10 | 0 | 1 | 19 | 21 | 3 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k2 | 0 | 0 | 0 | 2686 | 258 | 1 | 0 | 0 | 8 | 1 | 1 | 13 | 28 | 2 | 2 | 0 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k3 | 0 | 0 | 0 | 2212 | 706 | 25 | 0 | 1 | 3 | 3 | 0 | 10 | 31 | 8 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k1 | 0 | 0 | 0 | 0 | 0 | 2456 | 476 | 8 | 0 | 0 | 7 | 4 | 39 | 7 | 3 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k2 | 0 | 0 | 0 | 0 | 0 | 2036 | 859 | 45 | 1 | 0 | 3 | 5 | 45 | 4 | 2 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k3 | 0 | 0 | 0 | 0 | 0 | 2189 | 706 | 45 | 0 | 1 | 5 | 3 | 42 | 8 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
Table 6-7. Measurements
| Target | Preemption Setting | Start | Stop | Iterations | Average Latency [us] | Minimum Latency [us] | Maximum Latency [us] | Average loadavg [processes] | Average busyness [CPU%] |
|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 2005-Nov-15 16:32:18.930661 | 2005-Nov-15 16:58:22.560704 | 3000 | 117 | 92 | 388 | .993 | .032 |
| LB700 | k2 | 2005-Nov-15 17:00:53.435623 | 2005-Nov-15 17:26:57.167753 | 3000 | 124 | 98 | 349 | 1.00 | .031 |
| LB700 | k3 | 2005-Nov-15 17:29:58.163091 | 2005-Nov-15 17:56:02.026508 | 3000 | 125 | 100 | 385 | 1.00 | .025 |
| LB700 | k4 | 2005-Nov-15 17:56:55.667099 | 2005-Nov-15 18:22:59.536861 | 3000 | 138 | 114 | 395 | .016 | .031 |
| Herc | k1 | 2005-Nov-15 11:45:00.410167 | 2005-Nov-15 12:11:14.685029 | 3000 | 172 | 151 | 371 | 1.00 | .044 |
| Herc | k2 | 2005-Nov-15 12:11:58.599100 | 2005-Nov-15 12:38:14.095966 | 3000 | 176 | 158 | 384 | 1.00 | .044 |
| Herc | k3 | 2005-Nov-15 12:39:06.835828 | 2005-Nov-15 13:05:21.588508 | 3000 | 170 | 155 | 368 | 1.00 | .042 |
| Herc | k4 | 2005-Nov-15 13:06:31.384998 | 2005-Nov-15 13:32:45.797221 | 3000 | 195 | 180 | 419 | .026 | .044 |
Table 6-8. Histogram
| Target | Preempt | 0 to 25 [us] | 25 to 50 [us] | 50 to 75 [us] | 75 to 100 [us] | 100 to 125 [us] | 125 to 150 [us] | 150 to 175 [us] | 175 to 200 [us] | 200 to 225 [us] | 225 to 250 [us] | 250 to 275 [us] | 275 to 300 [us] | 300 to 325 [us] | 325 to 350 [us] | 350 to 375 [us] | 375 to 400 [us] | 400 to 425 [us] | 425 to 450 [us] | 450 to 475 [us] | 475 to 500 [us] | >500 [us] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| LB700 | k1 | 0 | 0 | 0 | 172 | 2407 | 359 | 4 | 0 | 1 | 9 | 0 | 1 | 32 | 10 | 3 | 2 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k2 | 0 | 0 | 0 | 5 | 2126 | 795 | 17 | 1 | 0 | 5 | 1 | 1 | 25 | 24 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k3 | 0 | 0 | 0 | 0 | 1973 | 956 | 16 | 0 | 0 | 4 | 1 | 1 | 23 | 23 | 1 | 2 | 0 | 0 | 0 | 0 | 0 |
| LB700 | k4 | 0 | 0 | 0 | 0 | 442 | 2312 | 181 | 6 | 0 | 0 | 5 | 1 | 1 | 30 | 16 | 6 | 0 | 0 | 0 | 0 | 0 |
| Herc | k1 | 0 | 0 | 0 | 0 | 0 | 0 | 2097 | 804 | 39 | 1 | 0 | 5 | 12 | 37 | 5 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k2 | 0 | 0 | 0 | 0 | 0 | 0 | 1915 | 976 | 46 | 2 | 2 | 8 | 4 | 44 | 2 | 1 | 0 | 0 | 0 | 0 | 0 |
| Herc | k3 | 0 | 0 | 0 | 0 | 0 | 0 | 2496 | 439 | 6 | 1 | 0 | 7 | 1 | 43 | 7 | 0 | 0 | 0 | 0 | 0 | 0 |
| Herc | k4 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 2565 | 366 | 7 | 3 | 0 | 2 | 2 | 35 | 19 | 1 | 0 | 0 | 0 | 0 |
| <<< Previous | Home | Next >>> |
| Test Scenario 1 (TS1) Results | Up | Test Scenario 3 (TS3) Results |